Here’s one of the coolest parts of VHDL: Simulation! You can actually see all the little bits of your code run, visually!

Here’s an example of a basic simulation window (click to make much bigger!)

Each green line represents the state of any given signal.

**WILL FINISH LATER**

Powered by ScribeFire.

This entry was posted on Monday, July 16th, 2007 at 2:35 pm and is filed under Tech. You can follow any responses to this entry through the RSS 2.0 feed. You can skip to the end and leave a response. Pinging is currently not allowed.